OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_top.v] - Diff between revs 258 and 364

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 258	Rev 364
Line 256...	Line 256...
`wire supv;`	`wire supv;`
`wire [aw-1:0] spr_addr;`	`wire [aw-1:0] spr_addr;`
`wire [dw-1:0] spr_dat_cpu;`	`wire [dw-1:0] spr_dat_cpu;`
`wire [31:0] spr_cs;`	`wire [31:0] spr_cs;`
`wire spr_we;`	`wire spr_we;`
	`wire mtspr_dc_done;`

`//`	`//`
`// SB`	`// SB`
`//`	`//`
`wire sb_en;`	`wire sb_en;`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.