OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 230 and 233

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 230 Rev 233
Line 1... Line 1...
 
2010-08-03 Julius Baxter 
 
        * softfloat/: Added softfloat, software emulation of 32-bit FPU
 
        * configure.ac: Added softfloat path to appropriate places
 
        * Makefile.am: Added softfloat path and library to appropriate places
 
        * cpu/or32/execute-fp.h: deleted
 
        * cpu/or32/execute.c: Updated with FPU flag and rounding mode functions
 
        * cpu/or32/insnset.c: FP insns. now call softfloat functions for ops.
 
        * cpu/or1k/spr-defs.h: Add timer disabled bit
 
        * testsuite/test-code-or1k/testfloat: Added new OR1K test of FPU
 
        * testsuite/test-code-or1k/fp/fp.S: Update to work with softfloat FPU
 
        * testsuite/test-code-or1k/support/support.c: Added rand() function
 
        * testsuite/test-code-or1k/support/support.h: Added rand() fn. prototype
 
        * testsuite/test-code-or1k/support/spr-defs.h: sync up with main defs
 
        * testsuite/or1ksim.tests/fp.exp: Update expected output
 
        * testsuite/or1ksim.tests/testfloat.exp: Expect file for testfloat sw.
 
        * testsuite/or1ksim.tests/testfloat.cfg: Sim config file for testfloat
 
 
2010-08-01  Jeremy Bennett  
2010-08-01  Jeremy Bennett  
 
 
        * configure: Regenerated.
        * configure: Regenerated.
        * configure.ac: Version changed to current date.
        * configure.ac: Version changed to current date.
        * cpu/or1k/opcode/or32.h : Renamed from
        * cpu/or1k/opcode/or32.h : Renamed from

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.