URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 442 and 450
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 442 |
Rev 450 |
| Line 1... |
Line 1... |
|
2010-12-15 Jeremy Bennett
|
|
|
|
* configure: Regenerated.
|
|
* configure.ac: Updated version.
|
|
* peripheral/eth.c : Defined to ff:ff:ff:ff:ff:ff.
|
|
: loopback_offset removed. State reduced to
|
|
just BD indices, buffers removed.
|
|
(eth_read_rx_file, eth_skip_rx_file, eth_rx_next_packet): Deleted.
|
|
(eth_write_file_packet, eth_write_tap_packet, eth_write_packet)
|
|
(eth_blush_bd): Created.
|
|
(eth_controller_tx_clock): Completely rewritten.
|
|
(eth_read_file_packet, eth_read_tap_packet, eth_read_packet)
|
|
(eth_fill_bd, eth_ignore_packet): Created.
|
|
(eth_controller_rx_clock): Completely rewritten.
|
|
(eth_read32, eth_write32): Rewritten for new data structures.
|
|
|
2010-12-09 Julius Baxter
|
2010-12-09 Julius Baxter
|
|
|
* doc/or1ksim.texi: changed references to or32-uclinux-* to or32-elf-*.
|
* doc/or1ksim.texi: changed references to or32-uclinux-* to or32-elf-*.
|
Added section on using SIGUSR1 signal to control trace dumping.
|
Added section on using SIGUSR1 signal to control trace dumping.
|
* peripheral/eth.c: Change scheduling of TX and RX from 10 cycles to 1
|
* peripheral/eth.c: Change scheduling of TX and RX from 10 cycles to 1
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.