OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 457 and 458

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 457 Rev 458
Line 1... Line 1...
 
2011-01-04  Julius Baxter  
 
        * cpu/or32/or32.c: : Added.
 
        (or1ksim_disassemble_trace_index): Added dumping of SPR content when
 
        disassembling l.mtspr instruction.
 
        * cpu/common/abstract.c:
 
        (disassemble_instr): Added tracing of SPR contents after l.mtspr insn.
 
        * cpu/or1k/opcode/or32.h: (trace_dest_spr): Added extern definition.
 
 
2010-12-27  Julius Baxter  
2010-12-27  Julius Baxter  
 
 
        * peripheral/eth.c: : Changed to 10000.
        * peripheral/eth.c: : Changed to 10000.
        (eth_write32): Additional debug output, when enabled.
        (eth_write32): Additional debug output, when enabled.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.