OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 508 and 510

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 508 Rev 510
Line 1... Line 1...
2011-04-07  Jeremy Bennett  
2011-04-08  Jeremy Bennett  
 
 
        * configure: Regenerated.
        * configure: Regenerated.
        * configure.ac: Updated version 0.5.0rc3.
        * configure.ac: Updated version 0.5.1rc1.
 
 
2011-03-29  Jonas Bonn  
2011-03-29  Jonas Bonn  
 
 
        * cpu/or1k/sprs.c (mtspr): Setting PICMR always sets the bottom
        * cpu/or1k/sprs.c (mtspr): Setting PICMR always sets the bottom
        two bits if we have non-maskable interrupts.
        two bits if we have non-maskable interrupts.
 
 
 
2011-03-27  Jeremy Bennett  
 
 
 
        * configure: Regenerated.
 
        * configure.ac: Updated version 0.5.0rc3.
 
 
2011-03-26  Jeremy Bennett  
2011-03-26  Jeremy Bennett  
 
 
        * peripheral/eth.c (eth_open_tap_if): If fail to open the TAP,
        * peripheral/eth.c (eth_open_tap_if): If fail to open the TAP,
        then also report the tap device name.
        then also report the tap device name.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.