OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 510 and 532

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 510 Rev 532
Line 1... Line 1...
 
2011-04-28  Jeremy Bennett  
 
 
 
        * configure: Regenerated.
 
        * configure.ac: Updated version
 
        * debug/debug-unit.c (set_stall_state): Clearing stall state also
 
        clears halted state.
 
 
2011-04-08  Jeremy Bennett  
2011-04-08  Jeremy Bennett  
 
 
        * configure: Regenerated.
        * configure: Regenerated.
        * configure.ac: Updated version 0.5.1rc1.
        * configure.ac: Updated version 0.5.1rc1.
 
 
Line 244... Line 251...
 
 
        * peripheral/eth.c (eth_miim_trans): comment out debug printf()s
        * peripheral/eth.c (eth_miim_trans): comment out debug printf()s
        * cpu/or32/generate.c (generate_body): Add except_handle call to all
        * cpu/or32/generate.c (generate_body): Add except_handle call to all
        generated illegal instruction cases.
        generated illegal instruction cases.
 
 
 
2010-11-22  Jeremy Bennett  
 
 
 
        * peripheral/eth.c (eth-reset): PF_PACKET renamed AF_PACKET.
 
 
2010-11-19  Julius Baxter  
2010-11-19  Julius Baxter  
 
 
        * peripheral/eth.c: Added new variable phy_addr to device struct and
        * peripheral/eth.c: Added new variable phy_addr to device struct and
        ability to set it in config script section. : function
        ability to set it in config script section. : function
        to emulate MIIM transactions, mainly PHYID regs at the moment.
        to emulate MIIM transactions, mainly PHYID regs at the moment.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.