OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 96 and 97

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 96 Rev 97
Line 1... Line 1...
 
2010-05-04  Jeremy Bennett 
 
        * debug/jtag.c (module_select): Corrected parenthesis for
 
        computation of crc_in.
 
        (construct_response): Corrected parenthesis for computation of
 
        skip_bytes and bit_off.
 
        (go_command_read): Do not abort if the module is not valid.
 
        (go_command_write): Reverse each byte of data broken out. Do not
 
        abort if the module is not valid.
 
        (read_command): Returns valid zero data if no prior WRITE_COMMAND.
 
        (spr_read): Use zero as the value if validation fails.
 
        (spr_write): Do not write if validation fails.
 
        (validate_spr_fields): Returns a boolean response. Fails if no
 
        access type is specified. Add break after each switch entry for
 
        access type.
 
        (write_command): Corrected calculation of acc_type.
 
        (wishbone_read): reverse the value of byte before inserting.
 
        (wishbone_write); Correctly compute value of byte when bit-off is
 
        not zero (shift MS bits left not right).
 
 
2010-05-02  Mark Jarvin 
2010-05-02  Mark Jarvin 
        * debug/jtag.c (go_command_read): Initialize crc_out at
        * debug/jtag.c (go_command_read): Initialize crc_out at
        declaration.
        declaration.
        * cpu/or32/generate.c (output_function): Close file if fgets ()
        * cpu/or32/generate.c (output_function): Close file if fgets ()
        fails (2 places).
        fails (2 places).

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.