OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 240 and 346

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 240 Rev 346
Line 1... Line 1...
 
2010-09-07  Jeremy Bennett  
 
 
 
        * config.h.in: Regenerated.
 
        * debug.cfg, rsp.cfg: Deleted.
 
        * doc/or1ksim.texi: Updated for new options and library interface.
 
        * doc/or1ksim.info, doc/version.texi: Regenerated.
 
        * Makefile.am: Added sim.cfg to EXTRA_DIST.
 
        * NEWS: Updated for 0.5.0rc1.
 
        * or1ksim.h : OR1KSIM_RC_OK explicitly zero.
 
        * sim.cfg: Updated for consistency with the user guide.
 
        * sim-config.c (init_defconfig): 50000 as default VAPI port.
 
        (alloc_memory_block): Verbose message of amount allocated.
 
 
 
2010-09-06  Jeremy Bennett  
 
 
 
        * configure: Regenerated.
 
        * configure.ac: Version changed to 0.5.0rc1.
 
 
2010-08-08  Julius Baxter 
2010-08-08  Julius Baxter 
 
 
        * cpu/or32/or32.c: Fix compile warning about chars indexing arrays
        * cpu/or32/or32.c: Fix compile warning about chars indexing arrays
        * cpu/or32/generate.c: Fix compile warning about chars indexing arrays
        * cpu/or32/generate.c: Fix compile warning about chars indexing arrays
        * sim-cmd.c: Fix compile warning about chars indexing arrays
        * sim-cmd.c: Fix compile warning about chars indexing arrays

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.