OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 115 and 116

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 115 Rev 116
Line 1... Line 1...
 
2010-06-11  Jeremy Bennett 
 
        * cpu/or32/insnset.c : Intermediate result computed as 32
 
        bits, then sign extended.
 
        : Computation corrected.
 
        * cpu/or32/or32.c : l.maci bit pattern corrected.
 
        * NEWS: Updated with new bugs fixed.
 
 
2010-06-10  Jeremy Bennett 
2010-06-10  Jeremy Bennett 
        * peripheral/Makefile.am: mc-defines.h added to sources.
 
        * cpu/or32/insnset.c : New entry.
        * cpu/or32/insnset.c : New entry.
        * cpu/or32/or32.c : l.fl1 enabled.
        * cpu/or32/or32.c : l.fl1 enabled.
        * NEWS: Updated with new bugs fixed.
        * NEWS: Updated with new bugs fixed.
 
 
2010-06-10  Jeremy Bennett 
2010-06-10  Jeremy Bennett 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.