OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Diff between revs 116 and 118

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 116 Rev 118
Line 1... Line 1...
 
2010-06-13  Jeremy Bennett 
 
        * configure: Regenerated.
 
        * configure.ac: Version changed to current date.
 
        * cpu/or32/generate.c (generate_header): stdint.h included in header.
 
        * cpu/or32/insnset.c : Overflow and carry flags computed and
 
        range exception triggered if SR[OVE] is set.
 
        : Created
 
        * cpu/or32/or32.c : l.mulu enabled.
 
        * NEWS: Updated with new bugs fixed.
 
 
2010-06-11  Jeremy Bennett 
2010-06-11  Jeremy Bennett 
        * cpu/or32/insnset.c : Intermediate result computed as 32
        * cpu/or32/insnset.c : Intermediate result computed as 32
        bits, then sign extended.
        bits, then sign extended.
        : Computation corrected.
        : Computation corrected.
        * cpu/or32/or32.c : l.maci bit pattern corrected.
        * cpu/or32/or32.c : l.maci bit pattern corrected.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.