OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [Makefile.am] - Diff between revs 82 and 233

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 82 Rev 233
Line 39... Line 39...
                        pic        \
                        pic        \
                        debug      \
                        debug      \
                        vapi       \
                        vapi       \
                        cuc        \
                        cuc        \
                        port       \
                        port       \
 
                        softfloat  \
                        testsuite
                        testsuite
 
 
# Build a standalone simulator and a linkable library of the simulator
# Build a standalone simulator and a linkable library of the simulator
 
 
bin_PROGRAMS          = sim profile mprofile
bin_PROGRAMS          = sim profile mprofile
Line 79... Line 80...
                        pm/libpm.la                        \
                        pm/libpm.la                        \
                        pic/libpic.la                      \
                        pic/libpic.la                      \
                        debug/libdebug.la                  \
                        debug/libdebug.la                  \
                        vapi/libvapi.la                    \
                        vapi/libvapi.la                    \
                        cuc/libcuc.la                      \
                        cuc/libcuc.la                      \
 
                        softfloat/libsoftfloat.la          \
                        port/libport.la
                        port/libport.la
 
 
libor1ksys_la_LDFLAGS = -lm
libor1ksys_la_LDFLAGS = -lm
 
 
# Standalone simulator
# Standalone simulator

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.