OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Diff between revs 134 and 143

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 134 Rev 143
Line 1... Line 1...
              Or1ksim: The OpenRISC 1000 Architectural Simulator
              Or1ksim: The OpenRISC 1000 Architectural Simulator
              ==================================================
              ==================================================
 
 
 
 
 
New in top of tree
 
==================
 
 
 
The library interface is extended to allow registers and memory to be written
 
directly. This is to allow direct integration as a simulator in GDB.
 
 
 
The following bugs are fixed.
 
* Bug 1797: Or1ksim does not compile with GCC 3.4.4 under Cygwin
 
* Bug 1795: GDB breakpoints do not work with Icache enabled.
 
 
New in release 0.4.0
New in release 0.4.0
====================
====================
 
 
No new features or bugs. This is the full release based on 0.4.0rc2.
No new features or bugs. This is the full release based on 0.4.0rc2.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.