OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Diff between revs 143 and 224

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 143 Rev 224
Line 6... Line 6...
==================
==================
 
 
The library interface is extended to allow registers and memory to be written
The library interface is extended to allow registers and memory to be written
directly. This is to allow direct integration as a simulator in GDB.
directly. This is to allow direct integration as a simulator in GDB.
 
 
 
The "include" feature of configuration files (which never worked, but no one
 
ever noticed) is dropped.
 
 
 
If the configuration file is not found in the local directory, it is searched
 
for in the ${HOME}/.or1ksim directory, then (for backwards compatibility) the
 
${HOME}/.or1k directory.
 
 
 
There is an option to collect statistics on instruction execution in binary
 
form.
 
 
 
 
The following bugs are fixed.
The following bugs are fixed.
* Bug 1797: Or1ksim does not compile with GCC 3.4.4 under Cygwin
* Bug 1797: Or1ksim does not compile with GCC 3.4.4 under Cygwin
* Bug 1795: GDB breakpoints do not work with Icache enabled.
* Bug 1795: GDB breakpoints do not work with Icache enabled.
 
 
New in release 0.4.0
New in release 0.4.0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.