OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [common/] [abstract.h] - Diff between revs 420 and 472

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 420 Rev 472
Line 146... Line 146...
extern void                dump_memory (oraddr_t  from,
extern void                dump_memory (oraddr_t  from,
                                        oraddr_t  to);
                                        oraddr_t  to);
extern void                disassemble_memory (oraddr_t  from,
extern void                disassemble_memory (oraddr_t  from,
                                               oraddr_t  to,
                                               oraddr_t  to,
                                               int       nl);
                                               int       nl);
extern void                disassemble_instr (oraddr_t  addr);
extern void                disassemble_instr (oraddr_t  phyaddr,
 
                                              oraddr_t  virtaddr,
 
                                              uint32_t  insn);
extern uint32_t            evalsim_mem32 (oraddr_t, oraddr_t);
extern uint32_t            evalsim_mem32 (oraddr_t, oraddr_t);
extern uint16_t            evalsim_mem16 (oraddr_t, oraddr_t);
extern uint16_t            evalsim_mem16 (oraddr_t, oraddr_t);
extern uint8_t             evalsim_mem8 (oraddr_t, oraddr_t);
extern uint8_t             evalsim_mem8 (oraddr_t, oraddr_t);
extern void                setsim_mem32 (oraddr_t, oraddr_t, uint32_t);
extern void                setsim_mem32 (oraddr_t, oraddr_t, uint32_t);
extern void                setsim_mem16 (oraddr_t, oraddr_t, uint16_t);
extern void                setsim_mem16 (oraddr_t, oraddr_t, uint16_t);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.