OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or1k/] [spr-defs.h] - Diff between revs 19 and 82

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 82
Line 1... Line 1...
 
/* ipc.h.  Microkernel IPC header for Or1ksim
 
 
 
   Copyright (C) 2000 Damjan Lampret
 
   Copyright (C) 2008, 2010 Embecosm Limited
 
 
 
   Contributor Damjan Lampret <lampret@opencores.org>
 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
 
 
   This file is part of OpenRISC 1000 Architectural Simulator.
 
 
 
   This program is free software; you can redistribute it and/or modify it
 
   under the terms of the GNU General Public License as published by the Free
 
   Software Foundation; either version 3 of the License, or (at your option)
 
   any later version.
 
 
 
   This program is distributed in the hope that it will be useful, but WITHOUT
 
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 
   more details.
 
 
 
   You should have received a copy of the GNU General Public License along
 
   with this program.  If not, see <http:  www.gnu.org/licenses/>.  */
 
 
 
/* ----------------------------------------------------------------------------
 
   This code is commented throughout for use with Doxygen.
 
   --------------------------------------------------------------------------*/
 
 
 
/* This file is part of test microkernel for OpenRISC 1000. */
/* spr-defs.h -- Defines OR1K architecture specific special-purpose registers
/* spr-defs.h -- Defines OR1K architecture specific special-purpose registers
 
 
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 2008 Embecosm Limited
   Copyright (C) 2008 Embecosm Limited
 
 
Line 567... Line 595...
 *
 *
 */
 */
#define NOP_NOP         0x0000      /* Normal nop instruction */
#define NOP_NOP         0x0000      /* Normal nop instruction */
#define NOP_EXIT        0x0001      /* End of simulation */
#define NOP_EXIT        0x0001      /* End of simulation */
#define NOP_REPORT      0x0002      /* Simple report */
#define NOP_REPORT      0x0002      /* Simple report */
#define NOP_PRINTF      0x0003      /* Simprintf instruction */
/*#define NOP_PRINTF       0x0003       Simprintf instruction (obsolete)*/
#define NOP_PUTC        0x0004      /* JPB: Simputc instruction */
#define NOP_PUTC        0x0004      /* JPB: Simputc instruction */
#define NOP_CNT_RESET   0x0005      /* Reset statistics counters */
#define NOP_CNT_RESET   0x0005      /* Reset statistics counters */
 
#define NOP_GET_TICKS    0x0006      /* JPB: Get # ticks running */
 
#define NOP_GET_PS       0x0007      /* JPB: Get picosecs/cycle */
#define NOP_REPORT_FIRST 0x0400     /* Report with number */
#define NOP_REPORT_FIRST 0x0400     /* Report with number */
#define NOP_REPORT_LAST 0x03ff      /* Report with number */
#define NOP_REPORT_LAST 0x03ff      /* Report with number */
 
 
#endif  /* SPR_DEFS__H */
#endif  /* SPR_DEFS__H */
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.