URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 436 |
Rev 508 |
Line 161... |
Line 161... |
case SPR_PICMR:
|
case SPR_PICMR:
|
/* If we have non-maskable interrupts, then the bottom two bits are always
|
/* If we have non-maskable interrupts, then the bottom two bits are always
|
one. */
|
one. */
|
if (config.pic.use_nmi)
|
if (config.pic.use_nmi)
|
{
|
{
|
cpu_state.sprs[SPR_SR] |= 0x00000003;
|
cpu_state.sprs[SPR_PICMR] |= 0x00000003;
|
}
|
}
|
|
|
if(cpu_state.sprs[SPR_SR] & SPR_SR_IEE)
|
if(cpu_state.sprs[SPR_SR] & SPR_SR_IEE)
|
pic_ints_en();
|
pic_ints_en();
|
break;
|
break;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.