OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] [execute.c] - Diff between revs 19 and 82

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 82
Line 50... Line 50...
#include "immu.h"
#include "immu.h"
#include "sim-cmd.h"
#include "sim-cmd.h"
#include "vapi.h"
#include "vapi.h"
#include "debug-unit.h"
#include "debug-unit.h"
#include "branch-predict.h"
#include "branch-predict.h"
#include "support/simprintf.h"
 
#include "sprs.h"
#include "sprs.h"
#include "rsp-server.h"
#include "rsp-server.h"
 
 
 
 
/* Includes and macros for simple execution */
/* Includes and macros for simple execution */
Line 115... Line 114...
 
 
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/*!Get an actual value of a specific register
/*!Get an actual value of a specific register
 
 
   Implementation specific. Abort if we are given a duff register. Only used
   Implementation specific. Abort if we are given a duff register. Only used
   externally to support simprintf().
   externally to support simprintf(), which is now obsolete.
 
 
   @param[in] regno  The register of interest
   @param[in] regno  The register of interest
 
 
   @return  The value of the register                                        */
   @return  The value of the register                                        */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.