OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] [execute.c] - Diff between revs 82 and 124

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 82 Rev 124
Line 785... Line 785...
  /* FIXME: Most of this file is not needed with DYNAMIC_EXECUTION */
  /* FIXME: Most of this file is not needed with DYNAMIC_EXECUTION */
#if !(DYNAMIC_EXECUTION)
#if !(DYNAMIC_EXECUTION)
  decode_execute (current);
  decode_execute (current);
#endif
#endif
 
 
#if SET_OV_FLAG
 
  /* Check for range exception */
 
  if ((cpu_state.sprs[SPR_SR] & SPR_SR_OVE) &&
 
      (cpu_state.sprs[SPR_SR] & SPR_SR_OV))
 
    {
 
      except_handle (EXCEPT_RANGE, cpu_state.sprs[SPR_EEAR_BASE]);
 
    }
 
#endif
 
 
 
  if (breakpoint)
  if (breakpoint)
    {
    {
      except_handle (EXCEPT_TRAP, cpu_state.sprs[SPR_EEAR_BASE]);
      except_handle (EXCEPT_TRAP, cpu_state.sprs[SPR_EEAR_BASE]);
    }
    }
}       /* decode_execute_wrapper() */
}       /* decode_execute_wrapper() */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.