URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 420 |
Rev 472 |
Line 804... |
Line 804... |
{
|
{
|
oraddr_t physical_pc;
|
oraddr_t physical_pc;
|
|
|
if ((physical_pc = peek_into_itlb (cpu_state.iqueue.insn_addr)))
|
if ((physical_pc = peek_into_itlb (cpu_state.iqueue.insn_addr)))
|
{
|
{
|
disassemble_instr (physical_pc);
|
disassemble_instr (physical_pc, cpu_state.iqueue.insn_addr,
|
|
cpu_state.iqueue.insn);
|
}
|
}
|
else
|
else
|
{
|
{
|
PRINTF ("INTERNAL SIMULATOR ERROR: no trace available\n");
|
PRINTF ("Instruction address translation failed: no trace available\n");
|
}
|
}
|
} /* trace_instr () */
|
} /* trace_instr () */
|
|
|
|
|
/*---------------------------------------------------------------------------*/
|
/*---------------------------------------------------------------------------*/
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.