OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] [insnset.c] - Diff between revs 104 and 107

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 104 Rev 107
Line 211... Line 211...
  temp3 = PARAM2;
  temp3 = PARAM2;
  temp2 = PARAM1;
  temp2 = PARAM1;
  if (temp3)
  if (temp3)
    temp1 = temp2 / temp3;
    temp1 = temp2 / temp3;
  else {
  else {
    except_handle(EXCEPT_ILLEGAL, cpu_state.pc);
    mtspr (SPR_SR, SPR_SR_CY | mfspr (SPR_SR)); /* Div by zero sets carry */
 
    except_handle (EXCEPT_RANGE, cpu_state.pc);
    return;
    return;
  }
  }
  SET_OV_FLAG_FN (temp1);
  SET_OV_FLAG_FN (temp1);
  SET_PARAM0(temp1);
  SET_PARAM0(temp1);
}
}
Line 225... Line 226...
  temp3 = PARAM2;
  temp3 = PARAM2;
  temp2 = PARAM1;
  temp2 = PARAM1;
  if (temp3)
  if (temp3)
    temp1 = temp2 / temp3;
    temp1 = temp2 / temp3;
  else {
  else {
    except_handle(EXCEPT_ILLEGAL, cpu_state.pc);
    mtspr (SPR_SR, SPR_SR_CY | mfspr (SPR_SR)); /* Div by zero sets carry */
 
    except_handle(EXCEPT_RANGE, cpu_state.pc);
    return;
    return;
  }
  }
  SET_OV_FLAG_FN (temp1);
  SET_OV_FLAG_FN (temp1);
  SET_PARAM0(temp1);
  SET_PARAM0(temp1);
  /* runtime.sim.cycles += 16; */
  /* runtime.sim.cycles += 16; */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.