OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] [insnset.c] - Diff between revs 124 and 127

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 124 Rev 127
Line 233... Line 233...
  uorreg_t temp1;
  uorreg_t temp1;
  temp1 = PARAM1 | PARAM2;
  temp1 = PARAM1 | PARAM2;
  SET_PARAM0(temp1);
  SET_PARAM0(temp1);
}
}
INSTRUCTION (l_xor) {
INSTRUCTION (l_xor) {
  uorreg_t temp1;
  /* The argument is now specified as unsigned, but historically OR1K has
  temp1 = PARAM1 ^ PARAM2;
     always treated the argument as signed (so l.xori rD,rA,-1 can be used in
 
     the absence of l.not). Use this as the default behavior. This is
 
     controlled from or32.c. */
 
  uorreg_t  temp1 = PARAM1 ^ PARAM2;
  SET_PARAM0(temp1);
  SET_PARAM0(temp1);
}
}
INSTRUCTION (l_sub) {
INSTRUCTION (l_sub) {
  orreg_t temp1, temp2, temp3;
  orreg_t temp1, temp2, temp3;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.