OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] [insnset.c] - Diff between revs 235 and 236

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 235 Rev 236
Line 561... Line 561...
      if (config.sim.is_library)
      if (config.sim.is_library)
        {
        {
          runtime.cpu.halted = 1;
          runtime.cpu.halted = 1;
          set_stall_state (1);
          set_stall_state (1);
        }
        }
      else if (config.debug.enabled)
 
        {
 
          set_stall_state (1);
 
        }
 
      else
      else
        {
        {
          sim_done();
          sim_done();
        }
        }
      break;
      break;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.