OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] [or32.c] - Diff between revs 114 and 115

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 114 Rev 115
Line 495... Line 495...
   EF (l_extwz), 0, it_move},
   EF (l_extwz), 0, it_move},
  {"l.cmov", "rD,rA,rB", "11 0x8  DDDDD AAAAA BBBB B-00 ---- 0xE",
  {"l.cmov", "rD,rA,rB", "11 0x8  DDDDD AAAAA BBBB B-00 ---- 0xE",
   EF (l_cmov), OR32_R_FLAG, it_move},
   EF (l_cmov), OR32_R_FLAG, it_move},
  {"l.ff1", "rD,rA", "11 0x8  DDDDD AAAAA ---- --00 ---- 0xF",
  {"l.ff1", "rD,rA", "11 0x8  DDDDD AAAAA ---- --00 ---- 0xF",
   EF (l_ff1), 0, it_arith},
   EF (l_ff1), 0, it_arith},
  {"l.fl1", "rD,rA", "11 0x8  DDDDD AAAAA ---- --01 ---- 0xF", EFI, 0,
  {"l.fl1", "rD,rA", "11 0x8  DDDDD AAAAA ---- --01 ---- 0xF",
   it_arith},
   EF (l_fl1), 0, it_arith},
 
 
  {"l.sfeq", "rA,rB", "11 0x9  00000 AAAAA BBBB B--- ---- ----",
  {"l.sfeq", "rA,rB", "11 0x9  00000 AAAAA BBBB B--- ---- ----",
   EF (l_sfeq), OR32_W_FLAG, it_compare},
   EF (l_sfeq), OR32_W_FLAG, it_compare},
  {"l.sfne", "rA,rB", "11 0x9  00001 AAAAA BBBB B--- ---- ----",
  {"l.sfne", "rA,rB", "11 0x9  00001 AAAAA BBBB B--- ---- ----",
   EF (l_sfne), OR32_W_FLAG, it_compare},
   EF (l_sfne), OR32_W_FLAG, it_compare},

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.