OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] [or32.c] - Diff between revs 115 and 116

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 115 Rev 116
Line 302... Line 302...
 
 
  {"l.jr", "rB", "01 0x1  ----- ----- BBBB B--- ---- ----",
  {"l.jr", "rB", "01 0x1  ----- ----- BBBB B--- ---- ----",
   EF (l_jr), OR32_IF_DELAY, it_jump},
   EF (l_jr), OR32_IF_DELAY, it_jump},
  {"l.jalr", "rB", "01 0x2  ----- ----- BBBB B--- ---- ----",
  {"l.jalr", "rB", "01 0x2  ----- ----- BBBB B--- ---- ----",
   EF (l_jalr), OR32_IF_DELAY, it_jump},
   EF (l_jalr), OR32_IF_DELAY, it_jump},
  {"l.maci", "rA,I", "01 0x3  IIIII AAAAA ---- -III IIII IIII",
  {"l.maci", "rA,I", "01 0x3  ----- AAAAA IIII IIII IIII IIII",
   EF (l_mac), 0, it_mac},
   EF (l_mac), 0, it_mac},
  {"l.cust1", "", "01 0xC  ----- ----- ---- ---- ---- ----",
  {"l.cust1", "", "01 0xC  ----- ----- ---- ---- ---- ----",
   EF (l_cust1), 0, it_unknown},
   EF (l_cust1), 0, it_unknown},
  {"l.cust2", "", "01 0xD  ----- ----- ---- ---- ---- ----",
  {"l.cust2", "", "01 0xD  ----- ----- ---- ---- ---- ----",
   EF (l_cust2), 0, it_unknown},
   EF (l_cust2), 0, it_unknown},

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.