OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [cuc/] [verilog.c] - Diff between revs 19 and 96

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 96
Line 755... Line 755...
#endif
#endif
 
 
  /* Generate state generator machine */
  /* Generate state generator machine */
  for (j = 0; j < 2; j++)
  for (j = 0; j < 2; j++)
    {
    {
      char c;
      char c = 0;                /* Mark Jarvin patch to initialize values. */
      char *s;
      char *s = NULL;
 
 
      switch (j)
      switch (j)
        {
        {
        case 0:
        case 0:
          c = 'l';
          c = 'l';

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.