OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] [or1ksim.texi] - Diff between revs 19 and 82

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 82
Line 244... Line 244...
This is a feature of the Argtable2 package used to process arguments. If
This is a feature of the Argtable2 package used to process arguments. If
enabled, some debugging features are turned on in Argtable2. It is provided for
enabled, some debugging features are turned on in Argtable2. It is provided for
completeness, but there is no reason why this feature should ever be needed by
completeness, but there is no reason why this feature should ever be needed by
any @value{OR1KSIM} user.
any @value{OR1KSIM} user.
 
 
 
@item --enable-all-tests
 
@cindex @code{--enable-all-tests}
 
@itemx --disable-all-tests
 
@cindex @code{--disable-all-tests}
 
@cindex all tests enabled
 
@cindex tests, all enabled.
 
Some of the tests (at the time of writing just one) will not compile
 
without error.  If enabled with this flag, all test programs will be
 
compiled with @command{make check}.
 
 
 
This flag is intended for those working on the test package, who wish to
 
get the missing test(s) working.
 
 
@end table
@end table
 
 
@node Build and Install
@node Build and Install
@section Building and Installing
@section Building and Installing
The tool is then built with:
Build the tool with:
 
 
@example
@example
@kbd{make all}
@kbd{make all}
 
@end example
 
 
 
If you have the OpenRISC tool chain and DejaGNU installed, you can
 
verify the tool as follows (otherwise omit this step):
 
 
 
@example
 
@kbd{make check}
 
@end example
 
 
 
Install the tool with:
 
 
 
@example
@kbd{make install}
@kbd{make install}
@end example
@end example
 
 
This will install the three variations of the @value{OR1KSIM} tool,
This will install the three variations of the @value{OR1KSIM} tool,
@command{or32-uclinux-sim}, @command{or32-uclinux-psim} and
@command{or32-uclinux-sim}, @command{or32-uclinux-psim} and
Line 318... Line 343...
code uses static global constants liberally!
code uses static global constants liberally!
 
 
@item
@item
There is no support for floating point instructions currently in
There is no support for floating point instructions currently in
@value{OR1KSIM}. However this is a work in progress and should be available in
@value{OR1KSIM}. However this is a work in progress and should be available in
the near future.
the future.
 
 
@end itemize
@end itemize
 
 
@node Usage
@node Usage
@chapter Usage
@chapter Usage
Line 1728... Line 1753...
@cindex @code{enabled} (debug interface configuration)
@cindex @code{enabled} (debug interface configuration)
If 1 (true), the debug unit is enabled. If 0 (the default), it is disabled.
If 1 (true), the debug unit is enabled. If 0 (the default), it is disabled.
 
 
@quotation Note
@quotation Note
This enables the functionality of the debug unit (its registers etc) within
This enables the functionality of the debug unit (its registers etc) within
the mode. It does not provide any external interface to the debug unit. For
the mode.  It does not provide any external interface to the debug unit.
 
For
that, see @code{gdb_enabled} and @code{rsp_enabled} below.
that, see @code{gdb_enabled} and @code{rsp_enabled} below.
@end quotation
@end quotation
 
 
@item rsp_enabled = 0|1
@item rsp_enabled = 0|1
@cindex @code{rsp_enabled} (debug interface configuration)
@cindex @code{rsp_enabled} (debug interface configuration)
Line 1747... Line 1773...
Embecosm Application Note 2, @cite{Howto: Porting the GNU Debugger Practical
Embecosm Application Note 2, @cite{Howto: Porting the GNU Debugger Practical
Experience with the OpenRISC 1000 Architecture}, by Jeremy Bennett, published
Experience with the OpenRISC 1000 Architecture}, by Jeremy Bennett, published
by Embecosm Limited (@url{www.embecosm.com}).
by Embecosm Limited (@url{www.embecosm.com}).
 
 
@quotation Note
@quotation Note
@code{rsp_enabled} may not be enabled with @code{gdb_enabled} (see below). If
@code{rsp_enabled} may not be enabled with @code{gdb_enabled} (see
 
below).  If
both are enabled, a warning is issued and only the @dfn{Remote Serial
both are enabled, a warning is issued and only the @dfn{Remote Serial
Protocol} interface is enabled.
Protocol} interface is enabled.
@end quotation
@end quotation
 
 
@item rsp_port = @var{value}
@item rsp_port = @var{value}
Line 1770... Line 1797...
 
 
@item gdb_enabled = 0|1
@item gdb_enabled = 0|1
@cindex @code{gdb_enabled} (debug interface configuration)
@cindex @code{gdb_enabled} (debug interface configuration)
If 1 (true), the OpenRISC Remote JTAG protocol server is started, provding an
If 1 (true), the OpenRISC Remote JTAG protocol server is started, provding an
interface to an external GNU debugger, using the port specified in the
interface to an external GNU debugger, using the port specified in the
@code{server_port} field (see below), or the @code{or1ksim} TCP/IP service. If
@code{server_port} field (see below), or the @code{or1ksim} TCP/IP
 
service.  If
0 (the default), the server is not started, and no external interface is
0 (the default), the server is not started, and no external interface is
provided.
provided.
 
 
For more detailed information on the interface to the GNU Debugger see
For more detailed information on the interface to the GNU Debugger see
Embecosm Application Note 2, @cite{Howto: Porting the GNU Debugger Practical
Embecosm Application Note 2, @cite{Howto: Porting the GNU Debugger Practical

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.