OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] [or1ksim.texi] - Diff between revs 124 and 127

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 124 Rev 127
Line 167... Line 167...
@code{ethernet} section of the configuration file.  @xref{Ethernet
@code{ethernet} section of the configuration file.  @xref{Ethernet
Configuration, , Ethernet Configuration}.
Configuration, , Ethernet Configuration}.
 
 
The default is for this to be disabled.
The default is for this to be disabled.
 
 
 
@item --enable-unsigned-xori
 
@cindex @code{--enable-unsigned-xori}
 
@itemx --disable-unsigned-xori
 
@cindex @code{--disable-unsigned-xori}
 
@cindex exclusive-OR immediate operand
 
Historically, @code{l.xori}, has sign extended its operand. This is
 
inconsistent with the other logical opcodes (@code{l.andi},
 
@code{l.ori}), but in the absence of @code{l.not}, it allows a register
 
to be inverted in a single instruction using:
 
 
 
@example
 
@code{l.xori  rD,rA,-1}
 
@end example
 
 
 
This flag causes Or1ksim to treat the immediate operand as unsigned (i.e
 
to zero-extend rather than sign-extend).
 
 
 
The default is to sign-extend, so that existing code will continue to
 
work.
 
 
 
@quotation Caution
 
The GNU compiler tool chain makes heavy use of this instruction.  Using
 
unsigned behavior will require the compiler to be modified accordingly.
 
 
 
This option is provided for experimentation.  A future version of
 
OpenRISC may adopt this more consistent behavior and also provide a
 
@code{l.not} opcode.
 
@end quotation
 
 
@item --enable-range-stats
@item --enable-range-stats
@cindex @code{--enable-range-stats}
@cindex @code{--enable-range-stats}
@itemx --disable-range-stats
@itemx --disable-range-stats
@cindex @code{--disable-range-stats}
@cindex @code{--disable-range-stats}
@cindex statistics, register over time
@cindex statistics, register over time

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.