OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [libtoplevel.c] - Diff between revs 230 and 236

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 230 Rev 236
Line 183... Line 183...
          /* This is probably wrong. This is an Or1ksim breakpoint, not a GNU
          /* This is probably wrong. This is an Or1ksim breakpoint, not a GNU
             one. */
             one. */
          return runtime.cpu.halted ? OR1KSIM_RC_HALTED : OR1KSIM_RC_BRKPT;
          return runtime.cpu.halted ? OR1KSIM_RC_HALTED : OR1KSIM_RC_BRKPT;
        }
        }
 
 
 
      /* If we were single stepping, stall immediately. */
 
      if (cpu_state.sprs[SPR_DMR1] & SPR_DMR1_ST)
 
        {
 
          set_stall_state (1);
 
        }
 
 
      /* If we are stalled we can't do anything. We treat this as hitting a
      /* If we are stalled we can't do anything. We treat this as hitting a
         breakpoint or halting. */
         breakpoint or halting. */
      if(runtime.cpu.stalled)
      if(runtime.cpu.stalled)
        {
        {
          return runtime.cpu.halted ? OR1KSIM_RC_HALTED : OR1KSIM_RC_BRKPT;
          return runtime.cpu.halted ? OR1KSIM_RC_HALTED : OR1KSIM_RC_BRKPT;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.