URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
[/] [openrisc/] [trunk/] [or1ksim/] [or1ksim.h] - Diff between revs 220 and 224
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 220 |
Rev 224 |
Line 61... |
Line 61... |
unsigned char wdata[],
|
unsigned char wdata[],
|
int data_len));
|
int data_len));
|
|
|
int or1ksim_run (double duration);
|
int or1ksim_run (double duration);
|
|
|
int or1ksim_step ();
|
|
|
|
void or1ksim_reset_duration (double duration);
|
void or1ksim_reset_duration (double duration);
|
|
|
void or1ksim_set_time_point ();
|
void or1ksim_set_time_point ();
|
|
|
double or1ksim_get_time_period ();
|
double or1ksim_get_time_period ();
|
Line 90... |
Line 88... |
|
|
double or1ksim_jtag_shift_dr (unsigned char *jreg,
|
double or1ksim_jtag_shift_dr (unsigned char *jreg,
|
int num_bits);
|
int num_bits);
|
|
|
/* Access to simulator state */
|
/* Access to simulator state */
|
int or1ksim_read_mem (unsigned char *buf,
|
int or1ksim_read_mem (unsigned int addr,
|
unsigned int addr,
|
unsigned char *buf,
|
int len);
|
int len);
|
|
|
int or1ksim_write_mem (unsigned char *buf,
|
int or1ksim_write_mem (unsigned int addr,
|
unsigned int addr,
|
unsigned char *buf,
|
int len);
|
int len);
|
|
|
int or1ksim_read_reg (unsigned char *buf,
|
int or1ksim_read_spr (int sprnum,
|
int regnum,
|
unsigned int *sprval_ptr);
|
int len);
|
|
|
|
int or1ksim_write_reg (unsigned char *buf,
|
int or1ksim_write_spr (int sprnum,
|
int regnum,
|
unsigned int sprval);
|
int len);
|
|
|
int or1ksim_read_reg (int regnum,
|
|
unsigned int *regval_ptr);
|
|
|
|
int or1ksim_write_reg (int regnum,
|
|
unsigned int regval);
|
|
|
|
void or1ksim_set_stall_state (int state);
|
|
|
#ifdef __cplusplus
|
#ifdef __cplusplus
|
}
|
}
|
#endif
|
#endif
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.