URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
[/] [openrisc/] [trunk/] [or1ksim/] [or1ksim.h] - Diff between revs 98 and 143
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 98 |
Rev 143 |
| Line 35... |
Line 35... |
|
|
enum or1ksim_rc {
|
enum or1ksim_rc {
|
OR1KSIM_RC_OK, /* No error */
|
OR1KSIM_RC_OK, /* No error */
|
|
|
OR1KSIM_RC_BADINIT, /* Couldn't initialize */
|
OR1KSIM_RC_BADINIT, /* Couldn't initialize */
|
OR1KSIM_RC_BRKPT /* Hit a breakpoint */
|
OR1KSIM_RC_BRKPT, /* Hit a breakpoint */
|
|
OR1KSIM_RC_HALTED /* Hit NOP_EXIT */
|
};
|
};
|
|
|
/* The interface methods */
|
/* The interface methods */
|
|
|
#ifdef __cplusplus
|
#ifdef __cplusplus
|
| Line 60... |
Line 61... |
unsigned char wdata[],
|
unsigned char wdata[],
|
int data_len));
|
int data_len));
|
|
|
int or1ksim_run (double duration);
|
int or1ksim_run (double duration);
|
|
|
|
int or1ksim_step ();
|
|
|
void or1ksim_reset_duration (double duration);
|
void or1ksim_reset_duration (double duration);
|
|
|
void or1ksim_set_time_point ();
|
void or1ksim_set_time_point ();
|
|
|
double or1ksim_get_time_period ();
|
double or1ksim_get_time_period ();
|
| Line 86... |
Line 89... |
int num_bits);
|
int num_bits);
|
|
|
double or1ksim_jtag_shift_dr (unsigned char *jreg,
|
double or1ksim_jtag_shift_dr (unsigned char *jreg,
|
int num_bits);
|
int num_bits);
|
|
|
|
/* Access to simulator state */
|
|
int or1ksim_read_mem (unsigned char *buf,
|
|
unsigned int addr,
|
|
int len);
|
|
|
|
int or1ksim_write_mem (unsigned char *buf,
|
|
unsigned int addr,
|
|
int len);
|
|
|
|
int or1ksim_read_reg (unsigned char *buf,
|
|
int regnum,
|
|
int len);
|
|
|
|
int or1ksim_write_reg (unsigned char *buf,
|
|
int regnum,
|
|
int len);
|
|
|
|
|
#ifdef __cplusplus
|
#ifdef __cplusplus
|
}
|
}
|
#endif
|
#endif
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.