OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [or1ksim.h] - Diff between revs 19 and 82

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 82
Line 67... Line 67...
 
 
int  or1ksim_is_le();
int  or1ksim_is_le();
 
 
unsigned long int  or1ksim_clock_rate();
unsigned long int  or1ksim_clock_rate();
 
 
 
/* Interrupt handling interface */
void or1ksim_interrupt( int  i );
void or1ksim_interrupt( int  i );
 
 
void or1ksim_interrupt_set( int  i );
void or1ksim_interrupt_set( int  i );
 
 
void or1ksim_interrupt_clear( int  i );
void or1ksim_interrupt_clear( int  i );
 
 
 
/* JTAG interface */
 
double  or1ksim_jtag_reset ();
 
 
 
double  or1ksim_jtag_shift_ir (unsigned char *jreg);
 
 
 
double  or1ksim_jtag_shift_dr (unsigned char *jreg);
 
 
 
 
#ifdef __cplusplus
#ifdef __cplusplus
}
}
#endif
#endif
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.