URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 434 |
Rev 443 |
Line 241... |
Line 241... |
#endif /* HAVE_NET_ETHERNET_H */
|
#endif /* HAVE_NET_ETHERNET_H */
|
|
|
/*
|
/*
|
* Implementatino of Ethernet MAC Registers and State
|
* Implementatino of Ethernet MAC Registers and State
|
*/
|
*/
|
#define ETH_TXSTATE_IDLE 0
|
|
#define ETH_TXSTATE_WAIT4BD 10
|
|
#define ETH_TXSTATE_READFIFO 20
|
|
#define ETH_TXSTATE_TRANSMIT 30
|
|
|
|
#define ETH_RXSTATE_IDLE 0
|
|
#define ETH_RXSTATE_WAIT4BD 10
|
|
#define ETH_RXSTATE_RECV 20
|
|
#define ETH_RXSTATE_WRITEFIFO 30
|
|
|
|
#define ETH_RTX_FILE 0
|
#define ETH_RTX_FILE 0
|
#define ETH_RTX_TAP 1
|
#define ETH_RTX_TAP 1
|
#define ETH_RTX_VAPI 2
|
#define ETH_RTX_VAPI 2
|
|
|
#define ETH_MAXPL 0x10000
|
#define ETH_MAXPL 0x10000
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.