OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [pic/] [pic.c] - Diff between revs 436 and 440

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 436 Rev 440
Line 155... Line 155...
  /* If we are enabled in the mask, and interrupts are globally enabled in the
  /* If we are enabled in the mask, and interrupts are globally enabled in the
     SR, schedule the interrupt to take place after the next instruction. */
     SR, schedule the interrupt to take place after the next instruction. */
  if ((cpu_state.sprs[SPR_PICMR] & lmask) &&
  if ((cpu_state.sprs[SPR_PICMR] & lmask) &&
      (cpu_state.sprs[SPR_SR] & SPR_SR_IEE))
      (cpu_state.sprs[SPR_SR] & SPR_SR_IEE))
    {
    {
 
      /* printf ("Scheduling interrupt on line %d\n", line); */
      SCHED_ADD (pic_rep_int, NULL, 0);
      SCHED_ADD (pic_rep_int, NULL, 0);
    }
    }
}       /* report_interrupt () */
}       /* report_interrupt () */
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.