OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [sim-config.c] - Diff between revs 224 and 235

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 224 Rev 235
Line 287... Line 287...
  /* Debug */
  /* Debug */
  config.debug.jtagcycle_ps = 40000;    /* 40000 for 40ns (25MHz) */
  config.debug.jtagcycle_ps = 40000;    /* 40000 for 40ns (25MHz) */
 
 
  /* VAPI */
  /* VAPI */
  config.vapi.enabled        = 0;
  config.vapi.enabled        = 0;
  config.vapi.server_port    = 50000;
/*   config.vapi.server_port    = 50000; */
  config.vapi.log_enabled    = 0;
  config.vapi.log_enabled    = 0;
  config.vapi.hide_device_id = 0;
  config.vapi.hide_device_id = 0;
  config.vapi.vapi_fn        = strdup ("vapi.log");
  config.vapi.vapi_fn        = strdup ("vapi.log");
 
 
  /* CUC */
  /* CUC */
Line 382... Line 382...
  config.bpb.missdelay   = 0;
  config.bpb.missdelay   = 0;
  config.bpb.hitdelay    = 0;
  config.bpb.hitdelay    = 0;
 
 
  /* Debug */
  /* Debug */
  config.debug.enabled     = 0;
  config.debug.enabled     = 0;
  config.debug.gdb_enabled = 0;
 
  config.debug.rsp_enabled = 0;
  config.debug.rsp_enabled = 0;
  config.debug.server_port = 51000;
 
  config.debug.rsp_port    = 51000;
  config.debug.rsp_port    = 51000;
  config.debug.vapi_id     = 0;
  config.debug.vapi_id     = 0;
 
 
  cpu_state.sprs[SPR_DCFGR] = SPR_DCFGR_WPCI |
  cpu_state.sprs[SPR_DCFGR] = SPR_DCFGR_WPCI |
                              MATCHPOINTS_TO_NDP (MAX_MATCHPOINTS);
                              MATCHPOINTS_TO_NDP (MAX_MATCHPOINTS);
Line 1071... Line 1069...
                   argv[0]);
                   argv[0]);
        }
        }
      else
      else
        {
        {
          config.debug.enabled = 0;
          config.debug.enabled = 0;
          config.debug.gdb_enabled = 0;
          config.debug.rsp_enabled = 0;
        }
        }
    }
    }
 
 
  if (srv->count > 0)
  if (srv->count > 0)
    {
    {
      config.debug.enabled = 1;
      config.debug.enabled = 1;
      config.debug.gdb_enabled = 1;
      config.debug.rsp_enabled = 1;
      config.debug.server_port = srv->ival[0];
      config.debug.rsp_port    = srv->ival[0];
    }
    }
 
 
  /* Runtime debug messages */
  /* Runtime debug messages */
  if (dbg->count > 0)
  if (dbg->count > 0)
    {
    {

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.