OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [sim-config.h] - Diff between revs 472 and 556

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 472 Rev 556
Line 150... Line 150...
    int enabled;                /* Is power management operational? */
    int enabled;                /* Is power management operational? */
  } pm;
  } pm;
 
 
  struct
  struct
  {
  {
 
    int enabled;                /* Are performance counters enabled? */
 
  } pcu;
 
 
 
  struct
 
  {
    int enabled;                /* branch prediction buffer analysis */
    int enabled;                /* branch prediction buffer analysis */
    int sbp_bnf_fwd;            /* Static BP for l.bnf uses fwd predn */
    int sbp_bnf_fwd;            /* Static BP for l.bnf uses fwd predn */
    int sbp_bf_fwd;             /* Static BP for l.bf uses fwd predn */
    int sbp_bf_fwd;             /* Static BP for l.bf uses fwd predn */
    int btic;                   /* BP target insn cache analysis */
    int btic;                   /* BP target insn cache analysis */
    int missdelay;              /* How much cycles does the miss cost */
    int missdelay;              /* How much cycles does the miss cost */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.