URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
[/] [openrisc/] [trunk/] [or1ksim/] [sim-config.h] - Diff between revs 224 and 235
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 224 |
Rev 235 |
| Line 160... |
Line 160... |
} bpb;
|
} bpb;
|
|
|
struct
|
struct
|
{
|
{
|
int enabled; /* Is debug module enabled */
|
int enabled; /* Is debug module enabled */
|
int gdb_enabled; /* Is legacy debugging with GDB possible */
|
|
int rsp_enabled; /* Is RSP debugging with GDB possible */
|
int rsp_enabled; /* Is RSP debugging with GDB possible */
|
int server_port; /* Port for legacy GDB connection */
|
|
int rsp_port; /* Port for RSP GDB connection */
|
int rsp_port; /* Port for RSP GDB connection */
|
unsigned long vapi_id; /* "Fake" vapi dev id for JTAG proxy */
|
unsigned long vapi_id; /* "Fake" vapi dev id for JTAG proxy */
|
long int jtagcycle_ps; /* JTAG clock duration in ps */
|
long int jtagcycle_ps; /* JTAG clock duration in ps */
|
} debug;
|
} debug;
|
};
|
};
|
| Line 223... |
Line 221... |
int hazardwait; /* how many cycles were wasted because of hazards */
|
int hazardwait; /* how many cycles were wasted because of hazards */
|
int supercycles; /* Superscalar cycles */
|
int supercycles; /* Superscalar cycles */
|
} cpu;
|
} cpu;
|
|
|
struct
|
struct
|
{ /* Verification API, part of Advanced Core Verification */
|
{ /* Verification API, part of Adv Core Verif */
|
int enabled; /* Whether is VAPI module enabled */
|
int enabled; /* Whether is VAPI module enabled */
|
FILE *vapi_file; /* vapi file */
|
FILE *vapi_file; /* vapi file */
|
int server_port; /* A user specified port number for services */
|
int server_port; /* A user specified port number for services */
|
} vapi;
|
} vapi;
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.