OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [sim-config.h] - Diff between revs 432 and 472

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 432 Rev 472
Line 198... Line 198...
    int storecycles;
    int storecycles;
 
 
    long long reset_cycles;
    long long reset_cycles;
 
 
    int  hush;                  /* Is simulator to do reg dumps */
    int  hush;                  /* Is simulator to do reg dumps */
 
    int  trace_phy;             /* Show physical instr addr when tracing */
 
    int  trace_virt;            /* Show virtual instr addr when tracing */
  } sim;
  } sim;
 
 
  struct
  struct
  {
  {
    unsigned int  instr;        /* Current JTAG instruction */
    unsigned int  instr;        /* Current JTAG instruction */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.