OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [ChangeLog] - Diff between revs 457 and 458

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 457 Rev 458
Line 1... Line 1...
 
2011-01-04  Julius Baxter  
 
        * libsim.tests/default.cfg: Remove superfluous sections. Change CPU
 
        SR to 0x8001 (unset EPH bit).
 
        * libsim.tests/int-edge.cfg: Remove MC section
 
        * libsim.tests/int-level.cfg: Ditto
 
        * libsim.tests/upcalls.cfg: Ditto, also remove other superfluous
 
        section definitions.
 
        * test-code-or1k/basic/Makefile.am: Add default linker and exception
 
        library to LDADD flags.
 
        * test-code-or1k/basic/basic.S: Remove reset section and MC init. Add
 
        main section symbol.
 
        * test-code-or1k/default.ld: Remove flash section  (all flash boot
 
        capability has been removed from software.)
 
        Place exception handlers in except section.
 
        <_bstart>:Added to indicate start of BSS section
 
        <_bend>:Added to indicate end of BSS section
 
        * test-code-or1k/except-mc.ld: Added (.rodata.*) to data section.
 
        * test-code-or1k/except/except.S: Remove MC init code.
 
        Remove code which copied program from flash to RAM on boot.
 
        Added all handler sections.
 
        Fixed bug with DTLB handler which would -4 off EPCR.
 
        Now take care to create exception stack past redzone of 128 bytes.
 
        * test-code-or1k/tick/tick.c:
 
        (tick_int_spurious): Fix apparent bug with spurious interrupt test
 
        which would continue interrupting the program, not allowing it to
 
        proceed. Achieve by clearing ttmr when enough interrupts were seen.
 
        * test-code-or1k/ext/ext.S: Add labels for linker sections.
 
        * test-code-or1k/cache/cache.ld: Similar changes to default.ld
 
        * test-code-or1k/cache/cache-asm.S: Remove MC init and relocation code.
 
        * test-code-or1k/cache/cache.c: Remove UART code.
 
        (init_cache_config): Add function for  automatic detection of cache
 
        settings.
 
        * test-code-or1k/fp/fp.S: Remove MC init code.
 
        (illegal_insn): Added illegal instruction handler to indicate if FPU
 
        needs to be enabled.
 
        * test-code-or1k/mc-ssram/mc-ssram.c: : Init to 0 to stop GCC
 
        warning.
 
        * test-code-or1k/mul/mul.c:
 
        (macrc): Add l.nops before l.macrc. Workaround for bug #1930.
 
        * test-code-or1k/mmu/mmu.c: Almost entirely reimplemented, based on
 
        version from ORPSoC.
 
        * test-code-or1k/mmu/mmu-asm.S: Clobber r3 instead of r11 in lo_immu_en
 
        * test-code-or1k/cfg/cfg.S: Change section labels to allow use with new
 
        default.ld.
 
        * test-code-or1k/except-test/except-test-s.S: Remove MC init code.
 
        Add new reset section code.
 
        Add .org directives for each vector handler.
 
        Change immediate of l.trap to 15 from 1
 
        * test-code-or1k/except-test/except-test.c: : Removed,
 
        substituted with RAM_START where appropriate.
 
        : Removed.
 
        : Changed to 2MB.
 
        : Removed as was not used.
 
        Added some printf() output to indicate progress of test.
 
        * test-code-or1k/dhry/dhry.c: : Removed all #if sections for this
 
        define.
 
        * test-code-or1k/int-test/int-test.ld: Removed
 
        * test-code-or1k/int-test/int-test.S: Remove MC init code.
 
        Changed reset section to except section.
 
        * test-code-or1k/int-test/Makefile.am: : Changed to
 
        use default.ld.
 
        * test-code-or1k/flag/flag.S: Change exceptions to be in .except section
 
        * test-code-or1k/mc-sync/Makefile.am: : Added
 
        mc-common as include path.
 
        * test-code-or1k/mc-async/Makefile.am: : Ditto.
 
        * test-code-or1k/support/support.c:
 
        (printf): Added ignoring of '.' in printf format fields.
 
        * or1ksim.tests/default.cfg: Removed MC section.
 
        * or1ksim.tests/mem-test.exp: Updated expect list.
 
        * or1ksim.tests/mmu.cfg: Added CPU section. Removed MC section.
 
        * or1ksim.tests/cache.exp: Updated expect list.
 
        * or1ksim.tests/eth.cfg: Removed MC section.
 
        * or1ksim.tests/mmu.exp: Updated expect list.
 
        * or1ksim.tests/kbdtest.cfg: Removed MC section.
 
        * or1ksim.tests/int-test.exp: Updated expect list.
 
        * or1ksim.tests/fp.cfg: Removed MC section.
 
        * test-code/lib-upcalls/lib-upcalls.c: Added explicit handling of
 
        OR1KSIM_RC_HALTED return code from library run execute function.
 
 
2010-12-27  Julius Baxter  
2010-12-27  Julius Baxter  
 
 
        * or1ksim.tests/eth.cfg: Ethernet section, commented out sockif setting,
        * or1ksim.tests/eth.cfg: Ethernet section, commented out sockif setting,
        added dummy_crc set to false.
        added dummy_crc set to false.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.