OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [ChangeLog] - Diff between revs 458 and 460

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 458 Rev 460
Line 1... Line 1...
 
2011-01-04  Jeremy Bennett  
 
 
 
        * README: Updated with details of new tests.
 
 
2011-01-04  Julius Baxter  
2011-01-04  Julius Baxter  
 
 
        * libsim.tests/default.cfg: Remove superfluous sections. Change CPU
        * libsim.tests/default.cfg: Remove superfluous sections. Change CPU
        SR to 0x8001 (unset EPH bit).
        SR to 0x8001 (unset EPH bit).
        * libsim.tests/int-edge.cfg: Remove MC section
        * libsim.tests/int-edge.cfg: Remove MC section
        * libsim.tests/int-level.cfg: Ditto
        * libsim.tests/int-level.cfg: Ditto
        * libsim.tests/upcalls.cfg: Ditto, also remove other superfluous
        * libsim.tests/upcalls.cfg: Ditto, also remove other superfluous

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.