OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [README] - Diff between revs 107 and 112

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 107 Rev 112
Line 10... Line 10...
chain. This can be found in the "test-code-or1k" directory.
chain. This can be found in the "test-code-or1k" directory.
 
 
Tests are provided for the standalone simulator (or1ksim) and for the library
Tests are provided for the standalone simulator (or1ksim) and for the library
(libsim.a).
(libsim.a).
 
 
At the time of writing a total of 1,063 tests compile, run and pass. That
At the time of writing a total of 1,100 tests compile, run and pass. That
figure is broken down into 799 tests of the standalone simulator and 264 tests
figure is broken down into 836 tests of the standalone simulator and 264 tests
of the library
of the library
 
 
Configuration and make files are provided for further test programs. These
Configuration and make files are provided for further test programs. These
come in three categories.
come in three categories.
- Tests which compile correctly, but will not run to completion.
- Tests which compile correctly, but will not run to completion.
Line 44... Line 44...
mc-common:  A library to support the memory controller tests.
mc-common:  A library to support the memory controller tests.
 
 
Working tests
Working tests
=============
=============
 
 
A total of 799 tests of standalone Or1ksim:
A total of 836 tests of standalone Or1ksim:
 
 
basic:             8 tests of a wide range of instructions and registers.
basic:             8 tests of a wide range of instructions and registers.
cache:             5 tests of the Or1ksim cache modeling
cache:             5 tests of the Or1ksim cache modeling
cbasic:           19 tests of minimal C functionality
cbasic:           19 tests of minimal C functionality
cfg:              12 tests of the OR1K configuration register
cfg:              12 tests of the OR1K configuration register
Line 64... Line 64...
flag:              1 test of Supervision Register (SR) flag bits.
flag:              1 test of Supervision Register (SR) flag bits.
int-test:         86 tests of the programmable interrupt controller.
int-test:         86 tests of the programmable interrupt controller.
kbdtest:          26 tests of the PS2 keyboard interface.
kbdtest:          26 tests of the PS2 keyboard interface.
local-global:      1 test of C local and global variables.
local-global:      1 test of C local and global variables.
inst-set-test:       A collection of tests of individual instructions
inst-set-test:       A collection of tests of individual instructions
  is-div-test:     2 tests of tje l.div and l.divu instruction (Bug 1770).
  is-add-test     33 tests of the l.add* instructions (Bugs)
 
  is-div-test:     4 tests of the l.div and l.divu instruction (Bug 1770).
  is-lws-test:    13 tests of the l.lws instruction (Bug 1767).
  is-lws-test:    13 tests of the l.lws instruction (Bug 1767).
mem-test:         16 tests of simple memory access.
mem-test:         16 tests of simple memory access.
mmu:             110 tests of the MMU.
mmu:             110 tests of the MMU.
mul:               5 tests of the multiply functionality.
mul:               5 tests of the multiply functionality.
mycompress:        1 test using a compression program.
mycompress:        1 test using a compression program.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.