OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [README] - Diff between revs 90 and 93

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 90 Rev 93
Line 10... Line 10...
chain. This can be found in the "test-code-or1k" directory.
chain. This can be found in the "test-code-or1k" directory.
 
 
Tests are provided for the standalone simulator (or1ksim) and for the library
Tests are provided for the standalone simulator (or1ksim) and for the library
(libsim.a).
(libsim.a).
 
 
At the time of writing a total of 21 tests of the standalone simulator compile
At the time of writing a total of 21 tests of the standalone simulator and 14
run and pass and 1 test of the library.
tests of the library compile, run and pass.
 
 
Configuration and make files are provided for further test programs. These
Configuration and make files are provided for further test programs. These
come in three categories.
come in three categories.
- Tests which compile correctly, but will not run to completion.
- Tests which compile correctly, but will not run to completion.
- Tests which compile, but will not run at all.
- Tests which compile, but will not run at all.
Line 43... Line 43...
mc-common:  A library to support the memory controller tests.
mc-common:  A library to support the memory controller tests.
 
 
Working tests
Working tests
=============
=============
 
 
A total of 21 tests:
A total of 14 tests of the libsim library:
 
 
 
int-edge:    6 tests of edge triggered interrupts.
 
int-level:   5 tests of level triggered interrupts.
 
lib-iftest:  A test of the basic library interface functions.
 
upcalls:     2 tests of the upcall interface.
 
 
 
A total of 21 tests of standalone Or1ksim:
 
 
basic:        A test or a wide range of instructions and registers.
basic:        A test or a wide range of instructions and registers.
cache:        A test of the Or1ksim cache modeling
cache:        A test of the Or1ksim cache modeling
cbasic:       A minimal test in C
cbasic:       A minimal test in C
cfg:          A test of the OR1K configuration register
cfg:          A test of the OR1K configuration register
Line 70... Line 77...
tick:         A test of the OR1K tick timer.
tick:         A test of the OR1K tick timer.
 
 
Tests which build, but do not run to completion
Tests which build, but do not run to completion
===============================================
===============================================
 
 
The following tests rely on VAPI in Or1ksim, so need a client to provide test
The following tests of standalone Or1ksim rely on VAPI in Or1ksim, so need a
data over TCP/IP.
client to provide test data over TCP/IP.
 
 
acv-gpio:  a test of the GPIO.
acv-gpio:  a test of the GPIO.
acv-uart:  a test of the UART
acv-uart:  a test of the UART
 
 
Tests which build, but do not run at all
Tests which build, but do not run at all
========================================
========================================
 
 
These tests (which are built by the make file), do not appear to run at
These tests of standalone Or1ksim (which are built by the make file), do not
all. The problem is in the linker script and/or the configuration for Or1ksim.
appear to run at all. The problem is in the linker script and/or the
 
configuration for Or1ksim.
 
 
mc-async:  a test of the memory controller with asynchronous memory.
mc-async:  a test of the memory controller with asynchronous memory.
mc-dram:   a test of the memory controller with DRAM.
mc-dram:   a test of the memory controller with DRAM.
mc-ssram:  a test of the memory controller with SSRAM.
mc-ssram:  a test of the memory controller with SSRAM.
mc-sync:   a test of the memory controller with synchronous memory.
mc-sync:   a test of the memory controller with synchronous memory.
uOS:       a microKernel.
uOS:       a microKernel.
 
 
Tests which do not build
Tests which do not build
========================
========================
 
 
The following test builds with a myriad of warnings.
The following test of standalone Or1ksim builds with a myriad of warnings.
 
 
inst-set-test:  a comprehensive test of the instruction set using C.
inst-set-test:  a comprehensive test of the instruction set using C.
 
 
 
 
Upated by Jeremy Bennett (jeremy@jeremybennett.com)
Updated by Jeremy Bennett (jeremy@jeremybennett.com)
19 April 2010
28 April 2010
28 April 2010
28 April 2010

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.