OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [libsim.tests/] [default.cfg] - Diff between revs 434 and 458

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 434 Rev 458
Line 25... Line 25...
  /*random_seed = 12345
  /*random_seed = 12345
  type = random*/
  type = random*/
  pattern = 0x00
  pattern = 0x00
  type = unknown /* Fastest */
  type = unknown /* Fastest */
 
 
  name = "FLASH"
 
  ce = 0
 
  mc = 0
 
  baseaddr = 0xf0000000
 
  size = 0x00200000
 
  delayr = 10
 
  delayw = -1
 
end
 
 
 
section memory
 
  /*random_seed = 12345
 
  type = random*/
 
  pattern = 0x00
 
  type = unknown /* Fastest */
 
 
 
  name = "RAM"
  name = "RAM"
  ce = 1
  ce = 1
  mc = 0
  mc = 0
  baseaddr = 0x00000000
  baseaddr = 0x00000000
  size = 0x00200000
  size = 0x00200000
Line 102... Line 87...
/* Set the CPU to take vectors at 0xf0000000 */
/* Set the CPU to take vectors at 0xf0000000 */
section cpu
section cpu
  ver =   0x12
  ver =   0x12
  rev = 0x0001
  rev = 0x0001
  /* upr = */
  /* upr = */
  sr = 0xc001
  sr = 0x8001
  superscalar = 0
  superscalar = 0
  hazards = 0
  hazards = 0
  dependstats = 0
  dependstats = 0
end
end
 
 
Line 128... Line 113...
 
 
  exe_log = 0
  exe_log = 0
  exe_log_type = software
  exe_log_type = software
  exe_log_fn = "executed.log"
  exe_log_fn = "executed.log"
end
end
 
 
/* Memory instead of MC. Stops write errors when the startup code tries to
 
   access a non-existent MC */
 
section memory
 
  /*random_seed = 12345
 
  type = random*/
 
  pattern = 0x00
 
  type = unknown /* Fastest */
 
 
 
  name = "MC shadow"
 
  baseaddr = 0x93000000
 
  size     = 0x00000080
 
  delayr = 2
 
  delayw = 4
 
end
 
 
 
/* Disabled */
 
section mc
 
  enabled = 0
 
  baseaddr = 0x93000000
 
  POC = 0x00000008                 /* Power on configuration register */
 
  index = 0
 
end
 
 
 
section dma
 
  baseaddr = 0xB8000000
 
  irq = 4
 
end
 
 
 
section ethernet
 
  enabled = 0
 
  baseaddr = 0x92000000
 
  irq = 4
 
  rtx_type = "file"
 
end
 
 
 
section VAPI
 
  enabled = 0
 
  server_port = 9998
 
end
 
 
 
section fb
 
  enabled = 1
 
  baseaddr = 0x97000000
 
  refresh_rate = 10000
 
  filename = "primary"
 
end
 
 
 
section kbd
 
  enabled = 0
 
end
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.