OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [libsim.tests/] [int-edge.exp] - Diff between revs 346 and 432

Show entire file | Details | Blame | View Log

Rev 346 Rev 432
Line 30... Line 30...
run_libsim "int-edge simple 1"                    \
run_libsim "int-edge simple 1"                    \
    [list "Initalization succeeded."              \
    [list "Initalization succeeded."              \
          "Starting interrupt handler"            \
          "Starting interrupt handler"            \
          "Enabling interrupts."                  \
          "Enabling interrupts."                  \
          "Triggering interrupt 2"                \
          "Triggering interrupt 2"                \
          "PICSR 0x00000004 -> 0x00000000"        \
          "PICSR = 0x00000004"               \
 
          "Clearing interrupt 2"             \
 
          "Cleared PICSR is 0x00000000"      \
 
          "Triggering interrupt 2"           \
 
          "PICSR = 0x00000004"               \
 
          "Clearing interrupt 2"             \
 
          "Cleared PICSR is 0x00000000"      \
          "Triggering interrupt 3"                \
          "Triggering interrupt 3"                \
          "PICSR 0x00000008 -> 0x00000000"        \
          "PICSR = 0x00000008"               \
 
          "Clearing interrupt 3"             \
 
          "Cleared PICSR is 0x00000000"      \
          "Test completed successfully."]         \
          "Test completed successfully."]         \
    "lib-inttest/lib-inttest-edge" "int-edge.cfg" \
    "lib-inttest/lib-inttest" "int-edge.cfg" \
    "int-logger/int-logger-edge" "2" "2" "3"
    "int-logger/int-logger" "-e" "2" "2" "3"
 
 
run_libsim "int-edge simple 2"                    \
run_libsim "int-edge simple 2"                    \
    [list "Initalization succeeded."              \
    [list "Initalization succeeded."              \
          "Starting interrupt handler"            \
          "Starting interrupt handler"            \
          "Enabling interrupts."                  \
          "Enabling interrupts."                  \
 
          "Triggering interrupt 2"                 \
 
          "PICSR = 0x00000004"                     \
 
          "Clearing interrupt 2"                   \
 
          "Cleared PICSR is 0x00000000"            \
          "Triggering interrupt 7"                \
          "Triggering interrupt 7"                \
          "PICSR 0x00000080 -> 0x00000000"        \
          "PICSR = 0x00000080"                     \
 
          "Clearing interrupt 7"                   \
 
          "Cleared PICSR is 0x00000000"            \
          "Triggering interrupt 17"               \
          "Triggering interrupt 17"               \
          "PICSR 0x00020000 -> 0x00000000"        \
          "PICSR = 0x00020000"                     \
 
          "Clearing interrupt 17"                   \
 
          "Cleared PICSR is 0x00000000"            \
          "Triggering interrupt 31"               \
          "Triggering interrupt 31"               \
          "PICSR 0x80000000 -> 0x00000000"        \
          "PICSR = 0x80000000"                     \
 
          "Clearing interrupt 31"                   \
 
          "Cleared PICSR is 0x00000000"            \
          "Test completed successfully."]         \
          "Test completed successfully."]         \
    "lib-inttest/lib-inttest-edge" "int-edge.cfg" \
    "lib-inttest/lib-inttest" "int-edge.cfg"       \
    "int-logger/int-logger-edge" "2" "7" "17" "31"
    "int-logger/int-logger" "-e" "2" "7" "17" "31"
 
 
# Duplicated interrupts
# Duplicated interrupts
run_libsim "int-edge duplicated 1"                \
run_libsim "int-edge duplicated 1"                \
    [list "Initalization succeeded."              \
    [list "Initalization succeeded."              \
          "Starting interrupt handler"            \
          "Starting interrupt handler"            \
          "Enabling interrupts."                  \
          "Enabling interrupts."                  \
          "Triggering interrupt 2"                \
          "Triggering interrupt 2"                \
          "PICSR 0x00000004 -> 0x00000000"        \
          "PICSR = 0x00000004"                   \
 
          "Clearing interrupt 2"                 \
 
          "Cleared PICSR is 0x00000000"          \
 
          "Triggering interrupt 2"               \
 
          "PICSR = 0x00000004"                   \
 
          "Clearing interrupt 2"                 \
 
          "Cleared PICSR is 0x00000000"          \
          "Triggering interrupt 4"                \
          "Triggering interrupt 4"                \
          "PICSR 0x00000010 -> 0x00000000"        \
          "PICSR = 0x00000010"                   \
          "Triggering interrupt 2"                \
          "Clearing interrupt 4"                 \
          "PICSR 0x00000004 -> 0x00000000"        \
          "Cleared PICSR is 0x00000000"          \
 
          "Triggering interrupt 2"               \
 
          "PICSR = 0x00000004"                   \
 
          "Clearing interrupt 2"                 \
 
          "Cleared PICSR is 0x00000000"          \
          "Test completed successfully."]         \
          "Test completed successfully."]         \
    "lib-inttest/lib-inttest-edge" "int-edge.cfg" \
    "lib-inttest/lib-inttest" "int-edge.cfg"     \
    "int-logger/int-logger-edge" "2" "2" "4" "2"
    "int-logger/int-logger" "-e" "2" "2" "4" "2"
 
 
run_libsim "int-edge duplicated 2"                \
run_libsim "int-edge duplicated 2"                \
    [list "Initalization succeeded."              \
    [list "Initalization succeeded."              \
          "Starting interrupt handler"            \
          "Starting interrupt handler"            \
          "Enabling interrupts."                  \
          "Enabling interrupts."                  \
          "Triggering interrupt 2"                \
          "Triggering interrupt 2"                \
          "PICSR 0x00000004 -> 0x00000000"        \
          "PICSR = 0x00000004"                                       \
          "Triggering interrupt 2"                \
          "Clearing interrupt 2"                                     \
          "PICSR 0x00000004 -> 0x00000000"        \
          "Cleared PICSR is 0x00000000"                              \
          "Triggering interrupt 2"                \
          "Triggering interrupt 2"                                   \
          "PICSR 0x00000004 -> 0x00000000"        \
          "PICSR = 0x00000004"                                       \
          "Triggering interrupt 2"                \
          "Clearing interrupt 2"                                     \
          "PICSR 0x00000004 -> 0x00000000"        \
          "Cleared PICSR is 0x00000000"                              \
          "Triggering interrupt 2"                \
          "Triggering interrupt 2"                                   \
          "PICSR 0x00000004 -> 0x00000000"        \
          "PICSR = 0x00000004"                                       \
          "Triggering interrupt 2"                \
          "Clearing interrupt 2"                                     \
          "PICSR 0x00000004 -> 0x00000000"        \
          "Cleared PICSR is 0x00000000"                              \
          "Triggering interrupt 2"                \
          "Triggering interrupt 2"                                   \
          "PICSR 0x00000004 -> 0x00000000"        \
          "PICSR = 0x00000004"                                       \
          "Triggering interrupt 2"                \
          "Clearing interrupt 2"                                     \
          "PICSR 0x00000004 -> 0x00000000"        \
          "Cleared PICSR is 0x00000000"                              \
 
          "Triggering interrupt 2"                                   \
 
          "PICSR = 0x00000004"                                       \
 
          "Clearing interrupt 2"                                     \
 
          "Cleared PICSR is 0x00000000"                              \
 
          "Triggering interrupt 2"                                   \
 
          "PICSR = 0x00000004"                                       \
 
          "Clearing interrupt 2"                                     \
 
          "Cleared PICSR is 0x00000000"                              \
 
          "Triggering interrupt 2"                                   \
 
          "PICSR = 0x00000004"                                       \
 
          "Clearing interrupt 2"                                     \
 
          "Cleared PICSR is 0x00000000"                              \
 
          "Triggering interrupt 2"                                   \
 
          "PICSR = 0x00000004"                                       \
 
          "Clearing interrupt 2"                                     \
 
          "Cleared PICSR is 0x00000000"                              \
 
          "Triggering interrupt 2"                                   \
 
          "PICSR = 0x00000004"                                       \
 
          "Clearing interrupt 2"                                     \
 
          "Cleared PICSR is 0x00000000"                              \
          "Test completed successfully."]         \
          "Test completed successfully."]         \
    "lib-inttest/lib-inttest-edge" "int-edge.cfg" \
    "lib-inttest/lib-inttest" "int-edge.cfg"                         \
    "int-logger/int-logger-edge" "2" "2" "2" "2" "2" "2" "2" "2" "2"
    "int-logger/int-logger" "-e" "2" "2" "2" "2" "2" "2" "2" "2" "2"
 
 
# All from upcalls
# All from upcalls
run_libsim "int-edge all upcall"                  \
run_libsim "int-edge all upcall"                  \
    [list "Initalization succeeded."              \
    [list "Initalization succeeded."              \
          "Starting interrupt handler"            \
          "Starting interrupt handler"            \
          "Enabling interrupts."                  \
          "Enabling interrupts."                  \
 
          "Triggering interrupt 20"                 \
 
          "PICSR = 0x00100000"                      \
 
          "Clearing interrupt 2"                    \
 
          "Cleared PICSR is 0x00000000"             \
          "Triggering interrupt 7"                \
          "Triggering interrupt 7"                \
          "PICSR 0x00000080 -> 0x00000000"        \
          "PICSR = 0x00000080"                      \
 
          "Clearing interrupt 7"                    \
 
          "Cleared PICSR is 0x00000000"             \
          "Triggering interrupt 17"               \
          "Triggering interrupt 17"               \
          "PICSR 0x00020000 -> 0x00000000"        \
          "PICSR = 0x00020000"                      \
 
          "Clearing interrupt 17"                   \
 
          "Cleared PICSR is 0x00000000"             \
          "Triggering interrupt 31"               \
          "Triggering interrupt 31"               \
          "PICSR 0x80000000 -> 0x00000000"        \
          "PICSR = 0x80000000"                      \
 
          "Clearing interrupt 31"                   \
 
          "Cleared PICSR is 0x00000000"             \
          "Test completed successfully."]         \
          "Test completed successfully."]         \
    "lib-inttest/lib-inttest-edge" "int-edge.cfg" \
    "lib-inttest/lib-inttest" "int-edge.cfg"        \
    "int-logger/int-logger-edge" "20" "7" "17" "31"
    "int-logger/int-logger" "-e" "20" "7" "17" "31"
 
 
# Check the boundaries of acceptable interrupt numbers
# Check the boundaries of acceptable interrupt numbers
run_libsim "int-edge check boundaries"                \
run_libsim "int-edge check boundaries"                \
    [list "Initalization succeeded."                  \
    [list "Warning: Invalid interrupt # 0 to raise: Exiting."]       \
          "Starting interrupt handler"                \
    "lib-inttest/lib-inttest" "int-edge.cfg"                         \
          "Enabling interrupts."                      \
    "int-logger/int-logger" "-e" "10" "0" "1" "31" "32" "31" "1" "0"
          "Triggering interrupt 0"                    \
 
          "PICSR 0x00000001 -> 0x00000000"            \
 
          "Triggering interrupt 1"                    \
 
          "PICSR 0x00000002 -> 0x00000000"            \
 
          "Triggering interrupt 31"                   \
 
          "PICSR 0x80000000 -> 0x00000000"            \
 
          "Warning: Invalid interrupt # 32 - ignored" \
 
          "Triggering interrupt 31"                   \
 
          "PICSR 0x80000000 -> 0x00000000"            \
 
          "Triggering interrupt 1"                    \
 
          "PICSR 0x00000002 -> 0x00000000"            \
 
          "Triggering interrupt 0"                    \
 
          "PICSR 0x00000001 -> 0x00000000"            \
 
          "Test completed successfully."]             \
 
    "lib-inttest/lib-inttest-edge" "int-edge.cfg"     \
 
    "int-logger/int-logger-edge" "10" "0" "1" "31" "32" "31" "1" "0"
 
    "int-logger/int-logger" "-e" "10" "0" "1" "31" "32" "31" "1" "0"
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.