OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [cache/] [cache.ld] - Diff between revs 90 and 458

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 90 Rev 458
Line 26... Line 26...
   --------------------------------------------------------------------------*/
   --------------------------------------------------------------------------*/
 
 
MEMORY
MEMORY
        {
        {
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
        flash  : ORIGIN = 0xf0000000, LENGTH = 0x00200000
 
        ram    : ORIGIN = 0x00002000, LENGTH = 0x001fe000
        ram    : ORIGIN = 0x00002000, LENGTH = 0x001fe000
        }
        }
 
 
SECTIONS
SECTIONS
{
{
      .reset :
      .reset :
        {
        {
        *(.reset)
        *(.reset)
         _src_beg = .;
         _src_beg = .;
        } > flash
        } > except
 
 
      .text :
      .text :
        AT ( ADDR (.reset) + SIZEOF (.reset) )
/*        AT ( ADDR (.reset) + SIZEOF (.reset) )*/
        {
        {
        _dst_beg = .;
        _dst_beg = .;
        *(.text)
        *(.text)
        } > ram
        } > ram
      .data :
      .data :
        AT ( ADDR (.reset) + SIZEOF (.reset) + SIZEOF (.text) )
/*        AT ( ADDR (.reset) + SIZEOF (.reset) + SIZEOF (.text) )*/
        {
        {
        *(.data)
        *(.data)
        *(.data.rel)
        *(.data.rel)
        *(.data.rel.local)
        *(.data.rel.local)
        *(.rodata)
        *(.rodata)
 
        *(.rodata.*)
        _dst_end = .;
        _dst_end = .;
        } > ram
        } > ram
      .bss :
      .bss :
        {
        {
        *(.bss)
        *(.bss)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.