OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [default.ld] - Diff between revs 233 and 458

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 233 Rev 458
Line 26... Line 26...
   --------------------------------------------------------------------------*/
   --------------------------------------------------------------------------*/
 
 
MEMORY
MEMORY
        {
        {
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
        flash  : ORIGIN = 0xf0000000, LENGTH = 0x00200000
 
        ram    : ORIGIN = 0x00002000, LENGTH = 0x001fe000
        ram    : ORIGIN = 0x00002000, LENGTH = 0x001fe000
        }
        }
 
 
SECTIONS
SECTIONS
{
{
        /* Section .except-text guarantees that the code for exception
          /*
           handling is placed first. For some reason the linker script can't
          For some reason the linker script can't see the _reset_vector symbol
           see the _reset_vector symbol (even if we declare it global), so we
          (even if we declare it global), so we explicitly set it. */
           explicitly set it. */
 
        .text :
 
        {
 
        *(.except-text)
 
        *(.text)
 
        *(.rodata)
 
        *(.rodata.*)
 
        _reset_vector = DEFINED (_reset_vector) ? _reset_vector : 0x00000100;
 
        _src_beg = .;
 
        } > flash
 
 
 
        .dummy ALIGN(0x4):
 
        {
 
         _src_beg = .;
 
        } > flash
 
 
 
        .except :
        .except :
        AT ( ADDR (.dummy))
 
        {
        {
        _except_beg = .;
        _except_beg = .;
        *(.except)
        *(.except)
 
        _reset_vector = DEFINED (_reset_vector) ? _reset_vector : 0x00000100;
        _except_end = .;
        _except_end = .;
        } > except
        } > except
 
 
 
        .text :
 
        {
 
        _src_beg = .;
 
        *(.text)
 
        *(.rodata)
 
        *(.rodata.*)
 
        } > ram
 
 
        .data :
        .data :
        AT ( ADDR (.dummy) + SIZEOF (.except))
 
        {
        {
        _dst_beg = .;
        _dst_beg = .;
        *(.data)
        *(.data)
        *(.data.rel)
        *(.data.rel)
        *(.data.rel.local)
        *(.data.rel.local)
        _dst_end = .;
        _dst_end = .;
        } > ram
        } > ram
 
 
        .bss :
        .bss :
        {
        {
 
        _bstart = .;
        *(.bss)
        *(.bss)
 
        _bend = .;
        } > ram
        } > ram
 
 
        .stack  ALIGN(0x10) (NOLOAD):
        .stack  ALIGN(0x10) (NOLOAD):
        {
        {
        *(.stack)
        *(.stack)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.