URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Show entire file |
Details |
Blame |
View Log
Rev 458 |
Rev 538 |
Line 370... |
Line 370... |
{
|
{
|
/* Disable tick timer exception recognition */
|
/* Disable tick timer exception recognition */
|
mtspr(SPR_SR, mfspr(SPR_SR) & ~SPR_SR_TEE);
|
mtspr(SPR_SR, mfspr(SPR_SR) & ~SPR_SR_TEE);
|
|
|
/* Set period of one cycle, restartable mode */
|
/* Set period of one cycle, restartable mode */
|
mtspr(SPR_TTMR, SPR_TTMR_IE | SPR_TTMR_RT | (period & SPR_TTMR_PERIOD));
|
mtspr(SPR_TTMR, SPR_TTMR_IE | SPR_TTMR_RT | (period & SPR_TTMR_TP));
|
|
|
/* Reset counter */
|
/* Reset counter */
|
mtspr(SPR_TTCR, 0);
|
mtspr(SPR_TTCR, 0);
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.