URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 90 |
Rev 116 |
Line 28... |
Line 28... |
/* Test l.mul, l.mac and l.macrc instructions */
|
/* Test l.mul, l.mac and l.macrc instructions */
|
|
|
#include "support.h"
|
#include "support.h"
|
|
|
#define T1 0xa6312f33
|
#define T1 0xa6312f33
|
#define T2 0x0d4de375
|
#define T2 0x059b8f08
|
#define T3 0x61ab48dc
|
#define T3 0x00000000
|
|
|
#define MAC(x,y) asm volatile ("l.mac\t%0,%1" : : "r" (x), "r" (y))
|
#define MAC(x,y) asm volatile ("l.mac\t%0,%1" : : "r" (x), "r" (y))
|
#define MACRC macrc()
|
#define MACRC macrc()
|
static inline long macrc() {
|
static inline long macrc() {
|
long x;
|
long x;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.