OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [mul/] [mul.c] - Diff between revs 116 and 458

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 116 Rev 458
Line 35... Line 35...
 
 
#define MAC(x,y) asm volatile ("l.mac\t%0,%1" : : "r" (x), "r" (y))
#define MAC(x,y) asm volatile ("l.mac\t%0,%1" : : "r" (x), "r" (y))
#define MACRC macrc()
#define MACRC macrc()
static inline long macrc() {
static inline long macrc() {
  long x;
  long x;
 
  asm volatile ("l.nop\t");
 
  asm volatile ("l.nop\t");
  asm volatile ("l.macrc\t%0" : "=r" (x));
  asm volatile ("l.macrc\t%0" : "=r" (x));
  return x;
  return x;
}
}
 
 
long test_mul (long a, long b) {
long test_mul (long a, long b) {

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.