OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or_debug_proxy/] [src/] [or_debug_proxy.c] - Diff between revs 47 and 94

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 47 Rev 94
Line 284... Line 284...
  if (endpoint_target == ENDPOINT_TARGET_USB) return usb_dbg_go(data, len, read);
  if (endpoint_target == ENDPOINT_TARGET_USB) return usb_dbg_go(data, len, read);
#endif
#endif
  return DBG_ERR_INVALID_ENDPOINT;
  return DBG_ERR_INVALID_ENDPOINT;
}
}
 
 
 
/* read a byte from wishbone */
 
int dbg_wb_read8(uint32_t adr, uint8_t *data) {
 
#ifdef USB_ENDPOINT_ENABLED
 
  if (endpoint_target == ENDPOINT_TARGET_USB) return usb_dbg_wb_read8(adr, data);
 
#endif
 
#ifdef VPI_ENDPOINT_ENABLED
 
  if (endpoint_target == ENDPOINT_TARGET_VPI) return vpi_dbg_wb_read32(adr, data);
 
#endif
 
  return DBG_ERR_INVALID_ENDPOINT;
 
}
 
 
 
 
/* read a word from wishbone */
/* read a word from wishbone */
int dbg_wb_read32(uint32_t adr, uint32_t *data) {
int dbg_wb_read32(uint32_t adr, uint32_t *data) {
#ifdef USB_ENDPOINT_ENABLED
#ifdef USB_ENDPOINT_ENABLED
  if (endpoint_target == ENDPOINT_TARGET_USB) return usb_dbg_wb_read32(adr, data);
  if (endpoint_target == ENDPOINT_TARGET_USB) return usb_dbg_wb_read32(adr, data);
#endif
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.