OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] [MemoryLoad.h] - Diff between revs 51 and 52

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 51 Rev 52
Line 45... Line 45...
typedef uint32_t  uorreg_t;     /*!< An unsigned register of openrisc */
typedef uint32_t  uorreg_t;     /*!< An unsigned register of openrisc */
typedef int32_t   orreg_t;      /*!< A signed register of openrisc */
typedef int32_t   orreg_t;      /*!< A signed register of openrisc */
 
 
/* From abstract.h */
/* From abstract.h */
#define DEFAULT_MEMORY_START         0
#define DEFAULT_MEMORY_START         0
#define DEFAULT_MEMORY_LEN    0x800000
//#define DEFAULT_MEMORY_LEN    0x800000
#define STACK_SIZE                  20
#define STACK_SIZE                  20
#define LABELNAME_LEN               50
#define LABELNAME_LEN               50
#define INSNAME_LEN                 15
#define INSNAME_LEN                 15
#define OPERANDNAME_LEN             50
#define OPERANDNAME_LEN             50
#define MAX_OPERANDS                 5
#define MAX_OPERANDS                 5

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.